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Light emitting diodes (LEDs) for indoor lighting is a promising technology which can lead to 
major energy saving and cost reductions. The major concerns of improving power factor and 
regulating the output current ripple with regards to LED drivers has been addressed in this thesis 
by using dual modulation in a single stage AC/DC power converter. The dual modulation has 
been achieved through novel controls schemes. Various decoupling control strategies has been 
proposed. Dual modulation also helps in eliminating the need of bulk electrolytic output 
capacitors hence enhancing the life time of power supplies. The thesis also includes optimizing 
the value of voltage across a DC link capacitor of the AC/DC converter. 
The power conversion stage controls both input power factor and output current by using a 
dual modulated PWM signal. The switching frequency of PWM signal is used for power factor 
improvement and the duty ratio for output current regulation. The proposed control schemes 
includes a frequency controller configured to receive error signals and improve input power 
factor, and a duty cycle controller to receive error signal and regulate the output current. A 
modulator is used to combine the frequency signal from the frequency controller and the duty 
cycle signal from the duty cycle controller to produce a complementary pulse train for driving 
the AC/DC converter. 
Digital control which would be implemented using Microchip microcontroller has been 
proposed to further improve the performance of the converter. State space modelling approach 
has been carried out for implementing the decoupling control schemes. The mathematical 
modelling and analysis of the converter was carried out in MATHCAD software. Design of 
magnetics for the converter has been carried out. The simulation of the converter was performed 
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CHAPTER ONE: Introduction 
1.1 BACKGROUND ON THE LIMITATION OF TODAY’S TECHNOLOGIES 
Lighting loads account for 19% of global electricity demand [1]. Hence it is beneficiary to 
replace halogen and incandescent bulbs by LED lighting. IEC 1000-3-2 standard is concerned 
with the quality of the utility line power. The power supplies designed for LED lighting has to 
comply with IEC 1000-3-2 standards [2] and have a power factor of (>0.9) and must have high 
degree of output current ripple regulation.  
A conventional two stage power converter is shown in Figure 1.1. The two stage converter 
provides a good performance in terms of PFC (power factor correction) and output current ripple 
regulation [3]. The two stage converter involves two control loops each dedicated to perform 
separate functions of PFC and output regulation. This adds to the cost as the component count is 
more and hence not suitable for low power application especially as LED drivers. Single stage 
topologies have been used to reduce the component cost but there is a tradeoff of achieving both 
high power factor and reduction of 120 Hz output ripple in single stage. Applications like LED 
driver, requires the 120 Hz output ripple to be tightly regulated in order that the flickering are not 
perceptible to the human eye. Hence a single stage converter designed for LED lighting 
application is required to precisely regulate the output current ripple besides providing a power 
factor of close to unity. 





Figure 1.1 Two stage AC-DC PFC converter [3] 
 




Several schemes for merging output regulation and input power factor correction functions in 
a single power conversion stage are already in existence. It is shown in [3] that by employing a 
valley fill circuit in the boost integrated flyback converter, the voltage stress on the storage 
capacitor is reduced. Higher duty ratio achieved by the valley fill circuit plays a significant role 
in output ripple reduction. However the topology does not include frequency modulation. Many 
Boost integrated topologies are in existence such as Boost Integrated Flyback Rectifier/Energy 
Storage DC/DC (BIFRED) converter, Boost Integrated Buck Rectifier/Energy Storage DC/DC 
(BIBRED) converter, and Boost Integrated Asymmetric Half-bridge converter. 
These converters and other related topologies may attempt to provide both input power factor 
correction and output regulation.  The Boost Integrated topologies are advantageous, particularly 
with respect to a classical Flyback converter, in that they are capable of providing low output 
ripple current whereas the Flyback converter typically produces more ripple current because the 
capacitors in the Flyback converter topology are generally oversized and are located on the 
output.  In contrast, the Boost-Integrated topologies filter ripple using the internal link capacitors 









Figure 1.2 Schematic diagram of the ripple compensation converter [4] 
 




Another method as shown in Figure 1.2 suggests a ripple compensation method involving a 
coupled boost inductor, an auxiliary switch is used for controlling the power flow to the output 
and output electrolytic capacitor [4]. Complex control scheme and intricate magnetics are the 
major drawbacks in this method. A single stage flyback converter operating in critical 
conduction mode for power factor improvement has been proposed in [5]. Figure 1.3 shows the 
flyback converter and its control schemes [5]. The dynamics of the controller has to be fast 
enough for tight regulation of output current and for achieving high power factor. As the duty 
ratio is dedicated for power factor correction, the performance of the converter in terms of output 
regulation is not high. In [6], Gu proposes a method of eliminating the electrolytic capacitor and 
replacing it by film capacitors by injecting the 3
rd
 harmonic component. This suppresses the 120 
Hz ripple; however, it deteriorates the power factor. Hence this technique in not suitable where 
power factor of around 1 is desired. 
Vin














Figure 1.3 The topology and control scheme of the Flyback converter [5] 
 




In [7], Garcia describes different single stage boost-integrated topologies. However, none of 
the topologies include frequency modulation. In [8], Fraidlin describes a boost integrated 
asymmetrical half bridge topology but only varies duty cycle. In [9], Carli and Williamson 
present a double modulation scheme for tight input and output control but does not modulate 
frequency. In [10], Jovanoic describes a frequency modulation scheme; however, this is done 
only to minimize stress on the bulk capacitors, as opposed to improving power factor correction 
and total harmonic distortion. Furthermore, the existing boost-integrated topologies do not 
provide a precise power factor correction technique that will improvise the power factor to 
around 0.99. It would be advantageous to provide a power conversion stage that precisely 
controls both input power factor and output current ripple regulation. 
1.2 THESIS OBJECTIVES AND OUTLINE 
The thesis implements the concept of dual modulation i.e., D (duty cycle) controls the output 
ripple current and fsw (switching frequency) controls the input current for power factor 
correction. By this variable switching frequency technique one can get improved performance 
since now two functions of power factor correction and 120 Hz output current ripple regulation 
are controlled by two control variables. This overcomes the drawbacks in the existing control 
schemes where both the functions are controlled by varying just the duty ratio. 
Input and output current control using D and fsw resembles a MIMO (Multiple Input Multiple 
Output System). Varying one of the control variable effects both the input current and output 
current. Hence, various decoupling control strategy has been proposed in the thesis to ensure that 
that control variables are decoupled. Chapter 1 provides a review of the various existing single 
stage topologies and control schemes. Chapter 2 covers the operation of the proposed boost 
integrated asymmetrical half bridge converter. Chapter 3 proposes the different control strategies 
 




such as decoupling matrix, decoupling equation, PI control loops, digital control. Various control 
strategies have been developed to decouple the control variables D and fsw and the results have 
been analyzed. 
Chapter 4 discusses about optimizing the voltage Vb across the DC-link bulk capacitor over 
the universal input voltage range. It should be maintained above a certain voltage in order to 
ensure the discontinuous conduction mode operation. However, a substantially higher voltage 
may cause the bulk capacitor to become overstressed. The optimized value of bulk capacitor 
voltage ensures that the THD is low. Mathematical equation has been developed to find the 
optimum value of DC link capacitor voltage. 
Chapter 5 includes the simulation results for different input voltage, output voltage and 
dimming conditions. The waveforms shown represent the input current, output current, DC-link 
voltage. Power factor, output ripple current percent has been calculated for all the conditions. 
Chapter 6 gives a detailed description of design of input and output inductors, high frequency 













CHAPTER TWO: Operation of the Converter 
A conventional AC/DC converter includes a rectifier stage, a power factor correction pre 
regulator, a DC link capacitor and output current regulator. To reduce the ripple in the dc output 
voltage, a large filter capacitor is used at the rectifier output. But due to this large capacitor, the 
current drawn by this converter is peaky in nature. This input current is rich in low order 
harmonics. Due the presence of these harmonics the power factor is low. To overcome this 
problem a power factor correction pre regulator is required at the input stage as shown in [11] to 
[14]. The DC link capacitor is essential in a single stage to reduce the 120Hz ripple as shown in 
[15] to [18]. The single stage converter proposed in this thesis uses an asymmetrical half bridge 
topology.  
Since two capacitors comprise the DC link, the front end boost output voltage is distributed 
among these two capacitors. Hence compared to other topologies by using half bridge voltage 
stress on the capacitors is distributed.  
A front end power factor correction pre regulator is necessary to improve the power quality. It 
becomes necessary as the power supplies designed has to comply with IEC 1000-3-2 standards. 
The pulsating input current drawn from the utility line not only reduces the input power factor of 
the converter but also injects a significant amount of harmonic current into the utility line as 
shown in [19] to [21]. This deteriorates the power quality. Introducing a power factor correction 
pre regulator such as a front end boost converter improves the power factor. A front end buck 
converter on the other hand causes significant current distortion because discontinuous input 








2.1 DETAILED DESCRIPTION 
The proposed ASHB power conversion topology utilizes a single conversion stage for both 
power factor correction and output regulation by modulating both duty cycle and frequency.  The 
modulation scheme also results in minimized voltage stress on the bulk capacitor and better 

















Figure 2.1 Schematic diagram of the AHB converter 
 



































Figure 2.3 Operation of the proposed AHB converter in second interval 
Figure 2.1 shows an asymmetrical half bridge power conversion topology. The power 
conversion circuit  includes a rectifier, an input boost inductor L, switches Q1 and Q2, a 
transformer, a bulk capacitor, a controller, and a rectifying and filtering circuit, comprising a half 
 




wave rectifier, an inductor L	and a capacitor. The Controller receives I	as an input and generates 
complementary pulse trains for switching Q1 and Q2.  
 During a first interval, with Q1 closed and Q2 open, input boost inductor L, charges by way 
of current flowing from the rectifier through input boost inductor Lin and returning to the 
rectifier through the switch Q1.  During a second interval with Q1 open and Q2 closed, bulk 
capacitor is charged by way of current flowing from input boost inductor L through Q2 to bulk 
capacitor.  During the first interval, with Q1 closed and Q2 open, bulk capacitor drives a primary 
winding of transformer of the power conversion circuit  in one direction, and during the second 
interval with Q1 open and Q2 closed, bulk capacitor drives the primary winding in the opposite 
direction. The resulting alternating current on the secondary winding is converted to direct 
current by the rectifying and filtering circuit.  
The controller receives I	 (output current) as an input and adjusts the duty cycle of the 
complementary pulse trains. The controller also receives I (input current). It is generally kept in 
discontinuous conduction mode (DCM). The average current drawn from the line is affected by 
both frequency and duty cycle. The controller modulates the duty cycle of the complementary 
pulse trains to control and suppress the output current ripple through the action of the 
asymmetrical half bridge, and also modulate the frequency of the complementary pulse trains to 








CHAPTER THREE: Control Schemes 
Conventional power converters achieve output voltage regulation and power factor 
improvement using PWM switching techniques by varying duty ratio only as shown in [18] to 
[22]. Incorporating fixed frequency PWM switching as shown in [23] to [25] in a single stage 
power converter for PFC and output regulation is not effective considering the dynamics of the 
controller.  In the proposed dual modulation control scheme, the switching frequency is 
dedicated for PFC.   
The two control variables D and f  are cross coupled. Hence any change in D effects the 
both the output current and the input current. In a single stage this reduces the performance of the 
converter in terms of power factor and output current ripple regulation. The thesis proposes 
decoupling control strategies. The decoupling strategies proposed include creating a decoupled 
matrix, forming a decoupled equation, decoupling by using PI controllers. An equation used for 
generating the switching frequency has been proposed. This would be digitally implemented 
using dsPIC33F microchip microcontrollers. 
3.1 STATE SPACE MODEL OF THE SYSTEM 
One of the decoupling control strategy is to create a decoupled matrix so that I	 is dependent 
only on D and I is dependent on T. For creation of a decoupled matrix we have to first form a 
state space matrix of the system. A pertinent set of 6 state-space variables may be recognized 
from the topology as shown in Figure 2.1: 
I Current through input inductor Lin 
V Voltage across upper Half-Bridge Capacitor 
V       Voltage across lower Half-Bridge Capacitor 
I Magnetizing current of the transformer 
 




I	 Current through output inductor Lo 
V	 Voltage across output capacitor Co 
Other parameters include: 
V   Input voltage 
V
 = V + V Bulk (or boost) voltage 
N, N               Transformer turns ratio on secondary side 
C, C   Values of Half bridge capacitors 
L   Value of input inductance 
L   Value of magnetizing inductance 
L	   Value of output inductance 
C	   Value of output capacitance 
D   Duty Cycle 
T   Period (Reciprocal of Frequency) 
The following average model for the IBAHB may be derived using state-space averaging: 
I = VDT ∗  !"#$%( !"'$%)                  (1) 
) 
) = * ($%+)
",
#$%( !"'$%) − (I + I	N) ∗ (1 − D)/ ∗

0                   (2) 
)12
) = 3V ∗ (1 − D) − V ∗ D4 ∗ #2                               (3) 
)15
) = 3VN ∗ D + VN ∗ (1 − D) − V	4 ∗ #5         (4) 
)5
) = *I	 − 565/ ∗

05                      (5)   
       
 




Since the system is non-linear, the above state space equations are linearized using Taylors 
series expansion method. Linearization will allow us to implement state space control strategies. 
The state space matrix of the system is represented below. 
 
Once we have got the linearized matrix, we can take Laplace transform and obtain a matrix of 
the form 
7 I	I8 = 7
G GG G8 ∗ ( 
d
t  )                       (6)  
We then multiply the (2*2) G matrix with a matrix (2*2) P matrix such that the resultant 
matrix is reduced to the form as shown in (7). By this technique we are able to make I	 depend 
on only α and  I depend on β, where α and β are the new decoupled variables. 
7 I	I8 = 7
(GP + PG) 00 (GP + PG)8 ∗ ( 
α
β )                (7) 
This approach to decoupling the control variables is not manageable in a 5
th
 order system such 
as this system. As we can observe that the linearized matrix developed is complex and further 
taking the Laplace transform to obtain a matrix as shown in (6) makes it very complicated. 
Hence this approach to decoupling is practical for lower order system and not very feasible for 
higher order systems such as this converter. 
 
 




3.2 DECOUPLING EQUATION 
The decoupling control strategy ensures that switching frequency and duty cycle values are 
decoupled of a MIMO (multiple input multiple output) system. The block diagram of the 
decoupling scheme is shown in Figure 3.2.1. Precise control of both input power factor and 





DCM input  









Figure 3.2.1 Schematic diagram of decoupling control scheme  
The decoupling strategy involves two new control variables α and β.   Control variable α 
relates to the output current in the following way: 
∝=  )15)   
Thus, equation (4) of the average model can be re-written: 
 ∝=  3VN ∗ D + VN ∗ (1 − D) − V	4 ∗ #5  
D = ∝∗#5!5' A "B"' B                 (8) 
Control variable β relates to the input current in the following way: 
Thus, equation (1) of the average model can be re-written: β = I  
 





Note that α only relates to output current while β only relates to input current.  Therefore these 
two variables are decoupled. The original control variables D and T affect both the input and the 
output currents (they are coupled), certain combinations of D and T defined as α and β above are 
fully decoupled. 
Figure 3.2.2 Decoupled control scheme at V = 120Vrms and 100% dimming  
                       (9)  β = VDT ∗  !"#$%( !"'$%) 
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Figure 3.2.2: Decoupling block 
The decoupling function will therefore attempt to reconstruct duty cycle D and frequency 1/T, 
based on the equations for α and β. Figure 3.2.2 shows the results obtained using decoupling 
scheme. It is observed from the PSIM results that the power factor of a decoupled system is 0.99 
and output current ripple to be 8%. It is seen from the waveform that the DC link voltage is 
regulated at 392V. Figure 3.2.3 shows a graphical representation of equations (8) and (9) as they 
are used to derive the duty cycle D and T which equals the reciprocal of the frequency.  Figure 
3.1.3 also illustrates operations of a controller in order to decouple the frequency and duty cycle 
values.  
 
3.3 PI CONTROL LOOP 
Minimum bulk capacitor voltage is calculated such that input current does not enter CCM nor 
it goes into deep DCM.  It will act as the reference bulk capacitor voltage. 
 




PI control loop as shown in figure 3.3.1 is developed to control the input current. It is 
implemented to regulate the DC link voltage to its desired level and to ensure the input current 
follows input voltage. The error V18 will be multiplied by a unity sinusoidal reference. The 
switching time period generated is used to control the input current. As T increases, Iin (input 












Figure 3.3.1 Control loop for generating T 
            
PI
Io
    Io ref
D
 
Figure 3.3.2 Control loop for generating D 
As shown in Figure 3.3.2, Io ref is the desired output current. PI controller is made fast 
enough such that a minimum of 10% output ripple regulation is achieved as observed in 








3.4 DIGITAL CONTROL 
An equation for generating the switching frequency has been proposed to precisely regulate 
the output current ripple besides providing power factor of close to unity. It is seen from the 
simulation results that this approach yielded higher power factor and output ripple regulation 
than the conventional PI controller. This equation and the associated digital control would be 
implemented in the hardware using dsPIC33F microchip microcontrollers. Equation for average 
input current has been derived below. This is implemented digitally and it replaces the PI 
controller for generating the switching frequency. Important aspect to note here is that by using 
this approach we are eliminating the need of a input current feedback. Therefore the need to 
calculate the average input current is eliminated. The percentage error that occurs by using this 
feedforward approach would be noted during the hardware implementation. 







Figure 3.4.1 Input current at switching frequency 
  
Average input current is derived as shown below using the waveform as shown in Figure 3.4.1: 












Now we can derive for T : 
Average voltage across the input inductor Lin for a switching period: 
 V#DE = M$%∗+,!($%'( !"))∗,),   
Average voltage across the input inductor for a switching period is zero. 
V#DE = 0  
Therefore, 
T = ($%∗+,`) !"'$%                                                                                                   --------------------- (11) 
Substituting (11) in (10) 
We get:   I = VDT ∗  !"#$%( !"'$%)                                ----------------------- (12) 
The above derived equation was implemented in the PSIM as shown in Figure 3.4.2 
 
Figure 3.4.2 Implementation of the equation in PSIM 
 




3.5 SIGNIFICANCE OF DIGITAL CONTROL 
Power factor of 0.966 was achieved on using a PI controller for generating T (switching time 
period).The waveform of average current tracking reference is shown in fig 3.5.1. 
 
Figure 3.5.1 Condition : V=120rms, I	= 1Amp, V	= 40V 
Proper tracking of sinusoidal reference by Iin average (input average current) not only ensures 
a improvement in power factor but eventually ensures Vb (bulk capacitor voltage) reaches 
V
OP (bulk capacitor voltage reference) without much overshoot. 
 


























Equation used for generating T (switching time period)- 
 
Figure 3.5.3 Condition: Vin =120rms, Io = 1Amp, Vo = 40V 
Power factor of 0.989 was achieved on using the equation for generating T (switching time 
period). The waveform of average current tracking reference is shown in fig 3.5.3 
It can be seen that sinusoidal reference (V25) is exactly tracked by Iin average (V14). 
Henceforth there is improvement in power factor. This could be implemented digitally. 
 





























Advantages of digital control: 
It is observed that for the conditions as seen in Figure 3.5.3 and 3.5.4, upon replacing PI 
controller for T by the equation, better results are obtained, power factor improved from  0.96 to 
0.99 (for 1 Amp condition).  
Using a PI controller as in Figure 3.5.2 it is observed, that T takes time to reach its lower 
limit. By this time Vb overshoots Vbref considerably, hence input current goes to deep DCM 
mode and therefore power factor is less ( at very low load like 0.1 Amp , achieving high power 
factor would not be a necessary condition).The sensing of average input current, which is 
difficult to do in practical terms, is eliminated by this method. 
Disadvantage of digital control: 
Since the equation for generating T is non-linear in Vin and D, any small error in sensing Vin, 
or establishing D with precision, or other non-ideal behaviors that might be present in the real 
circuit, will cause distortion in the input current waveform. 
  
 




CHAPTER FOUR: THD Reduction 
To tightly regulate the output current, 120Hz ripple reduction is essential. Hence traditionally 
a large filter capacitor is used at the rectifier output. But due to this large capacitor, the current 
drawn by this converter is peaky in nature. This input current is rich in low order harmonics. Due 
the presence of these harmonics the power factor is low as shown in [26] to [29]. 
Higher DC link voltage causes the input current to enter deep discontinuous conduction mode, 
causing higher THD. This adds to the cost as one has to design a large EMI filter. Hence 
regulating the DC link voltage is essential to improve the performance of the converter. 
Mathematical analysis has been proposed in this chapter to find an optimum value of the voltage 
across the DC link capacitor so that DCM mode is sustained and also ensure that the input 
current does not enter deep DCM. 
 
4.1 OPTIMUM DC LINK BULK CAPACITOR VOLTAGE  
The thesis proposes technique to optimize the voltage Vb across the bulk capacitor for 
universal input voltage range. The block diagram representing the control flow is shown in 
Figure 4.1.1. It should be maintained above a certain voltage in order to ensure the discontinuous 
conduction mode operation, however if allowed to develop a high voltage on bulk capacitor, the 
THD of the input current increases. 
Thus by controlling additional internal variables like the bulk capacitor voltage the efficiency 
of the converter is enhanced.  
 
 




















Figure 4.1.1 Block diagram representing the control flow 
 
Figure 4.1.2 Switching frequency input current in DCM  
It is observed from the above waveforms that when there is an optimum DC link voltage, the 
input switching current does not go to deep DCM (discontinuous mode of conduction). Hence by 
this action the peak input current required to achieve the desired input current is reduced. Thus 
 




the efficiency of the converter is improved since the copper loss is reduced.  Also the THD is 
reduced by this action. 
Calculation of Desired Bulk Capacitor Voltage (V
OP): 
Derivation of relation between D, V	and V
. 
At on condition DT    At off condition (1-D)T 
Vc2 Vprimary Vc1 Vprimary
 
Figure 4.1.3 Volt second balance across transformer primary 
Applying volt second balance across primary winding of the transformer as shown in Figure 
4.1.3: 
V ∗ (1 − D)T − V ∗ DT = 0  
V = V ∗ +('+)                                                          -------------------- (13) 
Applying volt second balance across the output inductor as shown in figure 4.1.4: 
                  At on condition (DT)                                  At off condition (1-D)T     
    VoVc2*N2
VLo
    VoVc1*N1
VLo
 
                   Figure 4.1.4 Volt second balance for the output inductor 
(V ∗ N − V	)DT + (Vc1 ∗ N − V	)(1 − D)T = 0                      ----------------------- (14) 
Now,    
V + V = V
                                                                                        ---------------------- (15)   
 




Substituting (13) in (14),  
 V ∗ +'+ + V = V
 
V = V
 ∗ (1 − D)                                                                               ------------------------ (16) 
V = V
 ∗ D                                                                                          ------------------------ (17) 
Substituting (16) and (17) in (15) we get, 
V
 ∗ D ∗ (1 − D)(N + N) = VR  
D =  − S(T − V	 ∗ B∗U)                                                                     ----------------------- (18) 
Considering that Ratio of Vpri/ Vsec of transformer is N, hence N1= 1/N, N2= 1/N. 







Figure 4.1.5 Input current at switching frequency 
For critical conduction from Figure 4.1.5, 
DOT + T0 = T , 
 DO − Duty ratio at which critical conduction occurs. 
To derive DO: 
Average voltage across the inductor is zero; 
VDO = (V
 − V) ∗ (1 − DO)   
Hence, 
DO = U'$%U           ------------------ (19) 
 





D < DO            -------------------- (20) 
From equation (18) (relation between D, Vo, and Vb) and from equation (19) for Dcrit, we 
substitute in (20): 

 − SbT − V	 ∗ B∗Uc <
U'$%
U    (this will ensure DCM mode of operation) 
Therefore, V
 > 2 ∗ "($%'5B)  --------- (this is the equation used for calculating Vbref) 
Here 2V ≠ V	N as D< 0.5 
Example- V= 120 Vrms, V	= 90V  
V
OP = 2 ∗ V

(2V − V	N) 
V= peak value= 170V, V	= 90V, N=2. 
V
OP = 2 ∗ (170)

(2 ∗ 170 − 90 ∗ 2) = 362 m 
Taking into account the ripple, we add around 30V: 
Hence V
OP= 362+30= 392V. (this will ensure DCM and avoid input current from entering deep 
DCM , henceforth reduce the THD) . 
No. Input Output Dimming THD 
1 120 40 100 0.13 
2 277 40 100 0.11 
3 120 90 100 0.11 
4 277 90 100 0.12 
Table1: Input current THD at different input voltages and loads  
  
 




CHAPTER FIVE: Simulation Results 
5.1 PSIM RESULTS 
The converter was simulated at 8 conditions for a range of input voltage, output power, output 
voltage using PSIM simulation software and the results were observed. 
Input AC voltage: 120 Vrms and 277 Vrms. 
Output DC voltage: 90V and 40V. 
Output load: 100% and 10% dimming. 
L (input inductance) = 400 uH,  L	(output inductance) = 700 uH, 
C	(output filim capacitance) = 10 uF, C = C(DC link capacitance) = 30 uF 
The results are simulated using both the PI controller approach and also using equation to 
generate T( switching time period) or digital control. 
Figures 5.3 to 5.18 represent the simulation results denoting the waveforms in the respective 
order as shown below: 
1) Average input current tracking the reference current 
2) Bulk capacitor voltage and Bulk capacitor voltage reference  
3) Output current  
4) Average input current and the scaled input voltage 
 




Figure 5.3 PI controller  used for generating T, condition 1 
Vin = 120 (RMS), Io = 1 Amp, Vo = 40 V, Vbref = 255 V, PF = 0.966, % Ripple in Io = 5%. 
 
Figure 5.4 Digital controller  used for generating T, Condition2  






































































Figure 5.5 PI controller  used for generating T, Condition 3  
Vin = 120 (RMS), Io = 0.1 Amp, Vo = 40 V, Vbref = 255 V, PF = 0.67, % Ripple in Io = 1.2% 
The waveform shows spikes in input current. This is due to the fact that the at very low 
loads like 0.1A, the switching frequency reaches 2.5 KHz. The low pass filter used at the 
input end to filter the input current does not remove this low switching frequecy, hence the 











































 Figure 5.6 Digital controller  used for generating T, Condition4 
Vin = 120 (RMS), Io = 0.1 Amp, Vo = 40 V, Vbref = 255 V, PF = 0.99, % Ripple in Io = 0.25%. 
 
 Figure 5.7 PI controller  used for generating T, Condition 5 


































































 Figure 5.8 Digital controller  used for generating T, Condition 6  
 Vin = 277 (RMS), Io = 1 Amp, Vo = 40 V, Vbref = 466 V, PF = 0.99, % Ripple in Io = 5%. 
. 
 
Figure 5.9 PI controller  used for generating T, Condition7 
 Vin = 277 (RMS), Io = 1 Amp, Vo = 40 V, Vbref = 466 V, PF = 0.66, % Ripple in Io = 12% 





































































Figure 5.10 Digital controller used for generating T, Condition 8 
 Vin = 277 (RMS), Io = 0.1 Amp, Vo = 40 V, Vbref = 466 V, PF = 0.95, % Ripple in Io = 1%. 
 
 Figure 5.11 PI controller used for generating T, Condition 9 






































































 Figure 5.12 Digital controller used for generating T, Condition 10  
 Vin = 120 (RMS), Io = 0.1 Amp, Vo = 90 V, Vbref = 392 V, PF = 0.994, % Ripple in Io = 4%. 
 Figure 5.13 PI controller used for generating T, Condition 11 
Vin = 120 (RMS), Io = 0.1 Amp, Vo = 90 V, Vbref = 392 V, PF = 0.67, % Ripple in Io = 0.04% 





































































 Figure 5.14 Digital controller used for generating T, Condition 12 
 Vin = 120 (RMS), Io = 0.1 Amp, Vo = 90 V, Vbref = 392 V, PF = 0.991, % Ripple in Io = 2%. 
 
Figure 5.15 PI controller used for generating T, Condition 13 








































































Figure 5.16 Digital controller used for generating T, Condition 14 
 Vin = 277 (RMS), Io = 1 Amp, Vo = 90 V, Vbref = 540 V, PF = 0.99, % Ripple in Io = 3%. 
. 
Figure 5.17 PI controller used for generating T, Condition 15 
Vin = 277 (RMS), Io = 0.1 Amp, Vo = 90 V, Vbref = 540 V, PF = 0.67, % Ripple in Io = 4%. 

































































 Figure 5.18 Digital controller used for generating T, Condition 16 
 Vin = 277 (RMS), Io = 0.1 Amp, Vo = 90 V, Vbref = 540 V, PF = 0.98, % Ripple in Io = 0.2%. 
 












% output current 
Ripple 
1 120 40 100 255 0.988 2 
2 120 40 10 255 0.99 0.25 
3 277 40 100 466 0.99 5 
4 277 40 10 466 0.95 3 
5 120 90 10 392 0.994 4 
6 120 90 100 392 0.99 4 
7 277 90 100 540 0.99 3 
8 277 90 10 540 0.98 0.2 




































It is seen that by using the euqation and digitally generating T (switching time period ) , a high 
power factor of 0.99 was achieved at high loads and also able to reduce the 120Hz fundamental  
output ripple to approximately to 1% . 
It is also observed that when using a PI controller for generating T, it takes time for T to reach 
its lower limit. In the meantime more input current is dumped on the bulk capacitor taking its 
voltage to very high level and hence driving the input currents to very deep DCM as observed in 
Figure 5.17. 
Using the equation for generating T (digital control) , T instantaneously  responds  to changes 
in the sinusoidal reference and reaches its saturation lower limit of 100Khz, hence preventing Vb 
















CHAPTER SIX: Design of AHB Converter and 
Mathematical Analysis 
6.1 SWITCHING FREQUECY PROFILE 
Prototype is built based on the specified design requirements: 
Output voltage range: 40V-90V 
Output current range: 500mA-1000mA 
Input voltage range: 120VAC 
PFC: (120VAC<Vin<277VAC): >90% 
Efficiency at 120VAC: >90%   ηR = 0.90  
Equation for switching frequency of the ASHB power converter:
 
Figures 6.1 to 6.4 represents the switching frequency profile of the converter plotted in 
MATHCAD at different load and input voltage conditions. 
From the below frequency plots we are able determine the maximum frequency from different 
operating conditions hence able to select the microcontroller that is capable of generating the 
maximum switching frequency. The prototype build would be operating at input voltage 120 
(RMS) and 90W output. As observed from the above equation for switching frequency profile, it 
is seen that the increasing the inductance would reduce the maximum switching frequency. 
Hence input inductor designed for the prototype would be such that the maximum switching 
 




frequency profile is around 15 kHz so that the computations performed in the dsPIC33F 
microcontroller can executed in a timely manner. 
 
 
            Figure 6.1 Frequency profile at 90W output and input voltage 277Vrms 
 
                                     



















































F= 30 KHz 
F= 2.5 KHz 
 


































































F= 30 KHz 
F= 5.5 KHz 
 




6.2 TRANFORMER DESIGN FOR THE PROTOTYPE 
Magnetising current is given as: 
Im+0(t) = I	 ∗ 3u1 − D(t)vN − D(t)N4 
For balanced winding: 
Im+0(t) = 1	B ∗ 3u1 − 2D(t)v4  
Voltsecond is given as:  
VoltSec(t) = U()∗u'+()v∗+()xyz()   
Peak flux density is: 
B = 	{|()BF}~ + Im+0(t) ∗
#F
BF}~                                   
By conducting trial and error on the above eqaution for different condition we see that the 
worst case  occurs when D is mimimum ie at high input line. Though the Voltsec(t) during that 
condition is less, the dominant part of magnetisation comes from the Im+0(t) component of the 
magnetising component which  has significant contribution to B . Hence by the decreasing 
value of L we would be able to reduce the Im+0(t) component of B.  
 





                 Figure 6.5 Bpeak(t) plotted under 100% load condition 
 























































From Figure 6.5 and 6.6, the maximum value of  Voltsec(t) + 2 ∗ I+0 ∗ L= 0.024 V.s 
For calculations we assume, 
L (magnetising inductance) = 6.5uH  
VoltSec(t) = U()∗u'+()v∗+()xyz()   
R.RT .
BF}~ = B   
B (saturation flux density)  for the selected EE core is 0.32T, A( effective crosssectional core 
area)= 229 sq.mm 
Hence we get (primary turns) N= 327 turns 
N (turns ratio) (
OO
	)O)= 2 ,windings on centre tapped secondary:  N = 164, N = 164 
We evalute if the selected EE core has enough window area to accommodate the winding. 
22 AWG wire is used for winding the transformer. a=0.3255 sq.mm (area of one strand of 
22AWG). 
Total area occupied by the primary winding = Np ∗ a= 107 sq.mm 
A ∗ K=168 sq.mm. where (A=Window area available for primary winding and K =0.6 
winding factor) 
Since A ∗ K> Np ∗ a  the selected core can accommodate the primary winding. 











6.3 DC LINK CAPACITOR SELECTION 
V
(t) = V
6x + 3− P	4 ∗ V6|(nR ∗ nR ∗)(2π ∗ (2F{)C
) ∗ u2√2V6| − V	Nv4 
Figures 6.7 and 6.8,shows the MATHCAD analysis plot and PSIM simulation waveform of 
the DC link capacitor voltage respectively. It is seen that at 120Vrms input voltage and 90W 
output power DC link voltage ossilates with a ripple of around 18V with Vbref equaling 























OP= 392 V 
 




Figure 6.8 PSIM simulation of DC link capacitor voltage 
Following steps helps in determining the value of the DC link capacitance: 
Pin}0 input power; P	 = 90W output power; μR 0.90  effciency  
Pin}0 = 5 " = 100W  
Current in the DC link capacitors, I0
 =  =0.255 A 
VO{ = (∗(∗x$%~)0U) ∗ I0
 , desired VO{= 18V, F{= 60 Hz. 
Therefore C










OP= 392 V 
 




6.4 INPUT INDUCTOR DESIGN 
The input current profile at 100% load is shown in Figure 6.9: 
I = +()xyz()#$% ∗ √2 ∗ V6| ∗ sin(2 πF{t)  
 
           Figure 6.9 Input current profile at 100% load 
 







































At 120 Vrms the peak current is 4A as shown in figure 6.9. The inductor saturation current is 
taken as 5.5A for margin.  I = 5.5A 
So the area product is  A = A ∗ A = ∗I(z∗∗∗2)  
Where,E#(energy stored in the inductor) = #1" = 0.01966W, desired L = L (input boost 
inductor) = 1300uH, the input boost inductor for the prototype  is designed to be large value so 
that  the switching frequency is in a range of 10 to 15 KHz  
Taking K = 0.6 (winding factor), K =  I/ I6| = 5.188, J (current density)= 3 ∗ 10 /
mm, B = 0.32 T 
Therefore, area product is  A = A ∗ A = ∗I(z∗∗∗2) = 13158 mmT 
Thus, the selected core should have area product greater than the calculated area product.  
EE32/16/9 core is used for the prototype.  
A (effective core  area)  = 83mm, A(window area) = 318 mm. The area product of the 
selected core  A ∗ A = 26394mmT. 
Hence  A ∗ A >>  A. Thus the selected core meets the area product criteria.  
The turns on the inductor is calculated as follows:    
L = N where  =   ¡¢£  ¤¥ = 2300 nH for the selected core. Desired L = L (input boost 
inductor) = 1300uH.  
Therefore, N= 24 turns,  
To verify if the turns calculated can be accommodated in the given window area: 
A (window area) = 318 mm. 
22 AWG wire is used for winding the transformer. a=0.3255 sq.mm (area of one strand of 
22AWG). 
 




Total area occupied by the primary winding = N ∗ a= 8 mm and KA = 191 mm. Thus, 
KA >> N ∗ a. Hence the turns can be accomodated in the selected core. 
A large core size EE32/16/9 is selected for building the prototype. Similar design procedures 
can be followed for selection of an optimum core size to ensure that packaging size is reduced 
considerably. 
           
6.5 DESIGN OF OUTPUT INDUCTOR 
Vk1(t) (voltage at secondary winding of the transformer)  V() = V
(¦) ∗ 1−§(¦)¨  




    1	«$FF~()
1	  is shown in Fig 6.11 .  
 
























Figure 6.12 Output ripple current 
 
The output current profile at 100% load is shown in Figure 6.12: 
It is observed that the minimum  L	 (output inductance) required is 700 uH so that  
    1	«$FF~()
1	 < 1  so that CCM (Continuous conduction mode) of the output current is maintained at the 
output end. 
At 120 Vrms the peak current is 1.5A as shown in figure 6.12. The inductor saturation current is 
taken as 2A for margin.  I = IoO{(t) =  2A 
EE32/16/9 core is used for the prototype. 
A (effective core  area)  = 83mm, A(window area) = 318 mm  The area product of the 
selected core  A ∗ A = 26394mmT.  
The turns on the inductor is calculated as follows:    
L = N	 where  =   ¡¢£  ¤¥ = 2300 nH for the selected core. Desired L = L	 (output 
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CHAPTER SEVEN: Conclusion  
7.1 SUMMARY 
The proposed power converter and the control schemes helps in obtaining high power factor 
of 0.99 and regulate the output current ripple between 2-5%. By dual modulation one is able to 
eliminate the bulky electrolytic capacitors at the output side.  
The thesis includes mathematical derivations to get an optimum value of DC link voltage 
across the bulk capacitor for universal input voltage range. It is observed through the simulation 
studies carried out that in order to ensure discontinuous conduction mode operation a minimum 
DC link voltage is required. This optimum value of bulk capacitor voltage ensures lesser RMS 
current and hence the THD (Total Harmonic Distortion) is low. 
The concept of dual modulation ie D (duty ratio) controlling the output ripple current and fsw 
(switching frequency) controlling the input current the power factor correction is implemented. 
This technique significantly improves the input power factor and tightly regulates the output 
ripple as observed in the simulation results. In addition it helps in eliminating the bulky 
electrolytic output capacitor voltage which significantly enhances the lifetime of the power 
supply. 
The novel decoupling control strategy to achieve dual modulation has been proposed and 
discussed. It ensures that switching frequency and duty cycle values are decoupled.  
The dual modulation and the decoupling control schemes are a major contribution of the 
thesis.  It considerably enhanced the performance of an existing single stage power converter 
with regards to power factor and 120Hz output current ripple regulation, besides reducing the 
THD, and eliminating the bulky output electrolytic capacitors. 
 




The thesis proposes a mathematical equation to calculate the switching frequency profile. This 
would be digitally implemented in the prototype using dsPIC33F microchip microcontroller. It is 
seen from the simulation results that by using the mathematical equation to calculate the 
switching frequency, a power factor of 0.99 was achieved.  
Mathematical modelling was carried out in MATHCAD to design an optimized converter. 
Optimized magnetics design and component selection enables very low losses hence enhancing 
the efficiency of the converter. 
 
7.2 FUTURE WORK  
1) To build a prototype of the converter and implement the control schemes. 
2) Implement digital control and verify the power factor, output current ripple. 
3) To quantify the relationship between errors in sensing input voltage, output current, DC 
link voltage and waveform distortion when we use a digital control. The major challenge 
would be to acquire high frequency data by the ADC.  
4) To conduct the study on value of input inductance such that there is an optimal choice 
between reduction of switching frequency and reduced losses. Low switching frequency 
profile of around 15 KHz is used in the prototype as a proof of concept.
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